Abstract. The paper presents the results of calculations, simulations, and measurements of parasitic capacitance of winding in ferrite inductor suitable for cooperating with 2 kW DC-DC boost converter built using SiC JFET transistors, operating with a switching frequency of 100 kHz. The inductor winding is made of litz wire in a two-layer configuration. The lumped model of inductor winding was adopted. The results of analytical calculations have been compared with the results obtained from experimental investigations based on the resonance effect.
Introduction
Nowadays, new wide bandgap (WBG) power semiconductor devices made from silicon carbide (SiC) or gallium nitride (GaN) are increasingly being used in power electronics converters [1] [2] [3] [4] [5] [6] . Magnetic components, like transformers or inductors, are also indispensable parts of many power electronics converters [7] [8] [9] [10] . Fast switching transients, characterized by tens of nanoseconds for turn-on and -off processes and related high-voltage applications of SiC devices, can contribute to occurring of some undesirable parasitic phenomena. High values of dv/dt appearing in these devices trigger new problems, which have not yet been observed in circuits with silicon (Si) semiconductors. The main cause of these problems is related to parasitic capacitances, mainly output capacitances of transistors and diodes, and also capacitances of windings in magnetic components [11] [12] [13] [14] . As has been shown in previous works [13] , these phenomena have a significant role in the correct operation of converters. High values of parasitic capacitance of inductor winding can have a negative impact and cause additional switching power losses and EMI problems [15] . Estimation of capacitance values in magnetic components is becoming an important issue in the design process, next to the determination of basic parameters like inductance, number of turns, or saturation current [16] . This paper is focused on the determination of global parasitic capacitance of an inductor with inductance equal to L = 1.2 mH and dedicated for cooperating with nominal power P n = 2 kW DC-DC boost converter, built with SiC devices, operating with switching frequency f s = 100 kHz. Special attention is paid to analytical description and presentation of the experimental measurement method, which uses damped resonance. Results from both parts -analytical calculations and experimental investigation -have been compared. (Fig. 2) , and the distances between the bottom layer and the core (Δ l-c ) and between layers (Δ l-l ) have been set to 0.2 mm with the use of Kapton tape.
Analytical calculations
Analytical determination of inductor parameters can be performed only when all the information about the construction and realization process is well known. Such information, like the type of material, shape and geometrical dimensions of the core should be known. The construction of the winding and the electrical properties of wire material are also required. One of the methods for analytical determination of parasitic capacitance of the winding assumes that the layers of the winding are treated as capacitor plates. In the case of two-layer winding, the total parasitic capacitance C p of the inductor winding can be calculated from [17, 18] : 2 A laboratory model of the inductor has been build using a UI93 core made from N87 type ferrite, which is characterized by the effective cross section area S Fe = 840 mm 2 and volume V Fe = 220 cm 3 , as provided in the core's datasheet. Knowing these parameters, in order to achieve the assumed inductance L = 1.2 mH at nominal current I max = 8 A, the winding with the number of turns N = 40 has been prepared. In order to reduce the eddy currents and winding losses in the assumed frequency of 100 kHz, a litz wire, made up of 120 wires of 0.1 mm diameter each, has been used. A two-layer coil with 20 turns per layer was made, where the first turn of the top (outside) layer was placed on the last turn of the bottom (inside) layer. The width of each layer was l l = 4.5 cm (Fig. 2) , and the distances between the bottom layer and the core (Δ l-c ) and between layers (Δ l-l ) have been set to 0.2 mm with the use of Kapton tape.
Analytical determination of inductor parameters can be performed only when all the information about the construction and realization process is well known. Such information, like the type of material, shape and geometrical dimensions of the core should be known. The construction of the winding and the electrical properties of wire material are also required. One of the methods for analytical determination of parasitic capacitance of the winding assumes that the layers of the winding are treated as capacitor plates. In the case of two-layer winding, the total parasitic capacitance C p of the inductor winding can be calculated from [17, 18] :
where C l-c represents the capacitance between the bottom layer and the core, and C l-l is the interlayer capacitance. For multilayer winding, capacitance between the first layer and the core (C l-c ), being a minor part of total capacitance of winding, can be neglected [13, 15] . In this case, interlayer capacitance C l-l , which is a dominant part of the total parasitic capacitance of the two-layer winding, can be described using: 
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where l l-l is the thickness of distance between the layers (the dielectric area), S is the surface area of the capacitor plate and is equal to the area of the layer. ε 0 , equal 8,854·10 -12 F/m, is the dielectric constant of vacuum, ε r is the relative dielectric constant of the distance between the layers, and l N and l l are the average length of turn and width of the layer, respectively. The thickness of distance l l-l can be calculated using the following equation [18] :
where Δ l-l is the thickness of distance between inner parts of layers (Fig. 2) . The averaged diameter of the litz wire d 0 and the averaged diameter of the effective cross-section of copper d can be expressed by:
where: d L is the diameter of a single strand, and N s is the number of wires in the litz wire. A laboratory model of the inductor has been build using a UI93 core made from N87 type ferrite, which is characterized by the effective cross section area S Fe = 840 mm 2 and volume V Fe = 220 cm 3 , as provided in the core's datasheet. Knowing these parameters, in order to achieve the assumed inductance L = 1.2 mH at nominal current I max = 8 A, the winding with the number of turns N = 40 has been prepared. In order to reduce the eddy currents and winding losses in the assumed frequency of 100 kHz, a litz wire, made up of 120 wires of 0.1 mm diameter each, has been used. A two-layer coil with 20 turns per layer was made, where the first turn of the top (outside) layer was placed on the last turn of the bottom (inside) layer. The width of each layer was l l = 4.5 cm (Fig. 2) , and the distances between the bottom layer and the core (Δ l-c ) and between layers (Δ l-l ) have been set to 0.2 mm with the use of Kapton tape.
Analytical calculations
where C l-c represents the capacitance between the bottom layer and the core, and C l-l is the interlayer capacitance. For multilayer winding, capacitance between the first layer and the core (C l-c ), being a minor part of total capacitance of winding, can be neglected [13, 15] . In this case, interlayer capacitance C l-l , which is a dominant part of the total parasitic capacitance of the two-layer winding, can be described using:
where: d L is the diameter of a single strand, and N s is the number of wires in the litz wire. 
capacitance of winding, can be neglected [13, 15] . In this case, interlayer capacitance C l-l , which is a dominant part of the total parasitic capacitance of the two-layer winding, can be described using:
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here C l-c represents the capacitance between the bottom yer and the core, and C l-l is the interlayer capacitance. r multilayer winding, capacitance between the first yer and the core (C l-c ), being a minor part of total capacitance of winding, can be neglected [13, 15] . In this case, interlayer capacitance C l-l , which is a dominant part of the total parasitic capacitance of the two-layer winding, can be described using:
where: d L is the diameter of a single strand, and N s is the number of wires in the litz wire. The parasitic capacitance of windings for the presented inductor layout has been calculated using equations (1) (2) (3) (4) (5) , from which a value of C p(a) = 157.5 pF was obtained.
The resistance of winding, determined for DC current (R s-dc ), has been calculated based on the length of the wire (l Cu = 7.2 m), the effective cross section of the wire (S Cu = 0.94 mm 2 ), and resistivity of copper (ρ=1.72¢10 -8 Ωm) in a temperature of T = 20°C. The result of this calculation was R s-dc = 100 mΩ. Resistance for AC current R s-ac has a similar value to the resistance for DC current, due to the fact that the diameter of a single strand of the used litz wire has a value smaller than the penetration (skin) depth, equal δ = 0.21 mm, calculated for a frequency f = 100 kHz and a temperature of 20°C. As shown in the next parts of the paper, the resonant frequency, resulting from the circuit parameters ( Fig. 1) , is about 360 kHz. For that value, the penetration depth equals δ = 0.11 mm, so for that case we can also assume that R s-ac = R s-dc .
Parallel resistance R p can be calculated from 3 scheme of switch configuration (c) the resistance for DC current due to the fact that diameter of single strand of used litz wire has smaller value than penetration (skin) depth equal δ = 0.21 mm calculated for frequency f = 100 kHz and temperature equal 20°C. As shown in the next parts of the paper, the resonant frequency resulting from circuit parameters (see Fig. 1 ) is about 360 kHz. For that value penetration depth is equal δ = 0.11 mm, so for that case we can also assume that R s-ac = R s-dc . Parallel resistance R p can be calculated from
where P Fe is core power losses and U is the voltage at the inductor. This resistance R p is a nonlinear function of induction in core. For laboratory conditions, presented in the next section, when voltage across inductor is equal 10 V, calculated parallel resistance R p is near 60 kΩ.
Measurements
The measurement method is based on parallel resonance and it uses a single-pulse excitation. The inductor current is interrupted by a transistor switch (Fig.  3a) resulting in a self-damped oscillation. For this experiment, a fast SiC JFETs (Junction-Field-EffectTransistor) transistor, type SJDP120R085 have been used. To accurately determine the parasitic capacitance of inductors winding, besides parameters of inductor depicted on Fig. 1, like R s , L, C p , R p , it is necessary to take into account parameters of switch (C T ) and voltage probe of scope (C sc ). Resistance of conducting transistor R T(on) , internal resistance of voltage source R E and resistances of connections are neglected and equated to zero. It was also assumed that resistance of non-conducting transistor is tending to infinity. Because output capacitance of switch have a nonlinear characteristic and these capacitance depends on V DS , presented method requires at least two measurements -one with a single switch and another one with two switches in parallel (Fig. 3c) . If the two switches are identical, it can be assumed that they have the same parasitic capacitances (C T ), which was added to the parasitic capacitance of the inductor (C p ). In addition, the capacitance of the voltage probe (C sc ) should be considered.
For better explain presented measurement method, circuit depicted on Fig. 3a can be represented by schematic in s domain (Fig. 3b) . Using the nodal method equation for node U Cp (s) can be expressed by (7) . The analysis of the initial conditions indicates that at the time t 0 , when the transistor is switched off, voltage across capacitor C p and current in the leg with inductance L are respectively U Cp (0) = E and i(0) = E/R s . Taking into account these conditions, after the transformation of equation (7), equation (8) have been obtained. The solution of the characteristic equation, which is the denominator in the equation (8) is a pair of characteristic roots (9) . , (6) where P Fe is core power losses and U is the voltage at the inductor.
The resistance R p is a nonlinear function of induction in the core. In laboratory conditions, presented in the next section, when voltage across the inductor is equal to 10 V, the calculated parallel resistance R p is close to 60 kΩ.
The measurement method is based on parallel resonance, and it uses single-pulse excitation. The inductor current is interrupted by a transistor switch (Fig. 3a) resulting in selfdamped oscillation. For this experiment, fast SiC JFETs (junction-field-effect-transistor), SJDP120R085 type transistors have been used. To accurately determine the parasitic capacitance of the inductor winding, besides the parameters of the inductor depicted in Fig. 1 , that is R s , L, C p , and R p , it is necessary to take into account the parameters of switch (C T ) and voltage probe of scope (C sc ). The resistance of conducting transistor R T(on) , the internal resistance of voltage source R E , and the resistances of connections are neglected and equated to zero. It was also assumed that the resistance of the non-conducting transistor is tending to infinity. Because the output capacitance of switch has a nonlinear characteristic and this capacitance depends on V DS , the presented method requires at least two measurements -one with a single switch, and another one with two switches set in parallel (Fig. 3c) . If the two switches are identical, it can be assumed that they have the same parasitic capacitance (C T ), which was added to the parasitic capacitance of the inductor (C p ). In addition, the capacitance of the voltage probe (C sc ) should be considered.
To better explain the presented measurement method, the circuit depicted in Fig. 3a can be represented by a schematic in domain s (Fig. 3b) . Using the nodal method, the equation for node U Cp (s) can be expressed with (7) . The analysis of the initial conditions indicates that at time t 0 , when the transistor is switched off, the voltage across the capacitor C p and the current in the leg with inductance L are U Cp (0) = E and i(0) = E/R s respectively. Taking these conditions into account, after the transformation of equation (7), the equation (8) has been obtained. The solution to the characteristic equation, which is the denominator in the equation (8) , is a pair of characteristic roots (9) . (8) and (9), relation describing voltage across the parasitic capacitor C p after turning-off the transistor can be obtained.
When switch is turning off (t 0 ) voltage across inductor`s terminals and thereby at the internal capacitance C p can be expressed as following: 
Based on equations (8) and (9), relation describing voltage across the parasitic capacitor C p after turning-off the transistor can be obtained.
When switch is turning off (t 0 ) voltage across inductor`s terminals and thereby at the internal capacitance C p can be expressed as following: where C T is parasitic output capacitance of the transistor and C sc means the capacitance of voltage probe.
Obtained equations have been implemented in MATLAB to verify its correct. Parameters of simulation have been listed in Table 1 . 
When switch is turning off (t 0 ) voltage across inductor`s terminals and thereby at the internal capacitance C p can be expressed as following:
where C T is parasitic output cap and C sc means the capacitance of Obtained equations have been im to verify its correct. Parameters listed in Table 1 . Table 1 Simulation parameters of winding (9) Based on equations (8) and (9), a relation describing the voltage across the parasitic capacitor C p after turning the transistor off, can be obtained. When the switch is turning off (t 0 ), the voltage across the terminals of the inductor, and thereby at the internal capacitance C p , can be expressed as following:
where C T is parasitic output capacitance of the transistor and C sc means the capacitance of voltage probe.
Obtained equations have been implemented in MATLAB to verify its correct. Parameters of simulation have been listed in Table 1 . Results from prepared simulation have been presented on Fig. 4 . Resonant frequency of observed waveform is equal 217 kHz. In practical approach, when waveform of voltage across inductor is observed, it is necessary to measure period and two next amplitudes of observed damped oscillation. Then, decrement of that damping can be calculated from:
, (10) where:
-damping factor α:
;
-angular frequency ω:
Obtained equations have been implemented in MATLAB to verify its correct. Parameters of simulation have been listed in Table 1 . (8) and (9), relation describing voltage across the parasitic capacitor C p after turning-off the transistor can be obtained.
; (13) -measured resultant capacitance C: 4 inductor`s terminals and thereby at the internal capacitance C p can be expressed as following: 
to verify its correct. Parameters of simulation have been listed in Table 1 . Results from prepared simulation have been presented on Fig. 4 . Resonant frequency of observed waveform is equal 217 kHz. In practical approach, when waveform of voltage across inductor is observed, it is necessary to measure period and two next amplitudes of observed damped oscillation. Then, decrement of that damping can be calculated from:
; (14) where C T is the parasitic output capacitance of the transistor, and C sc stands for the capacitance of voltage probe.
The obtained equations have been implemented in MATLAB to verify their correctness. The parameters of simulation have been listed in Table 1 . The results of the prepared simulation have been presented on Fig. 4 . The resonant frequency of the observed waveform equals 217 kHz.
In practical approach, when a waveform of voltage across the inductor is observed, it is necessary to measure its period and the two next amplitudes of the observed damped oscillation. Then, the decrement of that damping can be calculated from:
where n is number of next amplitude and T s is period of damped oscillation (Fig. 4) . Series resistance of windings R s is several orders of magnitude less than parallel resistance R p , so the ratio R s /R p from (13) can be neglected. Then, based on (12) measured capacitance can be expresses by:
Obtained from (15) value of coefficient α can be used for possible correction of parallel resistance R p , which is nonlinear parameter. To accurate estimation of C precision determination of inductance L value is needed. During presented experimental part, two method for determining inductance have been used. First method consisted of using RLC meter type WK TMPRO 4230, which gave as a measuring result value of inductance equal 1.1921 mH. Second method was based on scope record during voltage excitation (see Fig. 5 ). During this test, pulse of voltage was deliver to the inductor during short time (Δt = 27.9 μs) and inductor current have been observed -results are presented on 
where n is the number of the next amplitude and T s is the period of the damped oscillation (Fig. 4) . The series resistance of winding R s is several orders of magnitude smaller than the parallel resistance R p , so the ratio R s /R p from (13) can be neglected. Then, based on (12), the measured capacitance can be expresses by:
The value of coefficient α, obtained from (15), can be used for a possible correction of the parallel resistance R p , which is a nonlinear parameter. To accurately estimate C, a precise determination of the value of inductance L is needed. During the presented experimental part, two methods of determining inductance have been used. The first method consisted of using a WK TMPRO 4230 type RLC meter, which returned a value of inductance equal to 1.1921 mH as a result of the measurement. The second method was based on a scope record during a voltage excitation (Fig. 5) . During this test, a pulse of voltage was delivered to the inductor over a short time (Δt = 27.9 μs), and inductor current has been observed -the results are presented in Fig. 5 . Based on the obtained results, a linearity of the changing current has been observed. Knowing the voltage level U = 300 V, the length of time pulse Δt, and the change
Analytical and experimental determination of the parasitic parameters in high-frequency inductor
The next parameter of the measurement circuit, which is characterized by nonlinearity, is the output capacitance of the switch, which depends on drain-source voltage. Analytical determination of this parameter can be very complicated and difficult to estimate in experimental conditions. During the measurement tests, the parasitic capacitance of the switch (C T ) was estimated using a method where additional, identical transistors were used -in this case, three were selected. The capacitance of a single switch can be estimated by knowing the resultant capacitance of the circuit when a single transistor as a switch was used, and capacitance of a circuit where the same switch was connected in parallel with another one. Summarizing, six measurements were made. In the first three tests, a double switch as a parallel combination of two SiC JFETs has been used (T 1 ||T 2 , T 2 ||T 3 , T 3 ||T 1 ). In the next three tests, individual switches have been used (T 1 , T 2 , T 3 ). Knowing the resultant capacitance from these measurements, it was possible to estimate the individual output capacitance of the transistors: 
Obtained from (15) value of coefficient α can be used for possible correction of parallel resistance R p , which is nonlinear parameter. To accurate estimation of C precision determination of inductance L value is needed. During presented experimental part, two method for determining inductance have been used. First method consisted of using RLC meter type WK TMPRO 4230, which gave as a measuring result value of inductance equal 1.1921 mH. Second method was based on scope record during voltage excitation (see Fig. 5 ). During this test, pulse of voltage was deliver to the inductor during short time (Δt = 27.9 μs) and inductor current have been observed -results are presented on Next parameter of measurement circuit, which is characterized by nonlinearity is output capacitance of switch, which is depending on drain-source voltage. Analytical determination of this parameter can be very complicated and difficult to estimate in experimental conditions. During measurement tests parasitic capacitance of switch (C T ) was estimated by use method, where more same transistors (in this case was selected three) have been used. Capacitance of single switch can be estimated by knowing resultant capacitance of circuit, when single transistor as a switch was used and capacitance of circuit, where the same switch was connected in parallel with another one. Summary, a six measurements have been made. In the first three tests, double switch as a parallel combination of two SiC JFETs has been used (T 1 ||T 2 , T 2 ||T 3 , T 3 ||T 1 ). In the next three tests individual switches have been used (T 1 , T 2 , T 3 ). By knowing resultant capacitance from these measurements, it was possible to estimate individual output capacitance of transistors:
Series resistance of windings R s is several orders of magnitude less than parallel resistance R p , so the ratio R s /R p from (13) can be neglected. Then, based on (12) measured capacitance can be expresses by:
Obtained from (15) value of coefficient α can be used for possible correction of parallel resistance R p , which is nonlinear parameter. To accurate estimation of C precision determination of inductance L value is needed. During presented experimental part, two method for determining inductance have been used. First method consisted of using RLC meter type WK TMPRO 4230, which gave as a measuring result value of inductance equal 1.1921 mH. Second method was based on scope record during voltage excitation (see Fig. 5 ). During this test, pulse of voltage was deliver to the inductor during short time (Δt = 27.9 μs) and inductor current have been observed -results are presented on Next parameter of measurement circuit, which is characterized by nonlinearity is output capacitance of switch, which is depending on drain-source voltage. Analytical determination of this parameter can be very complicated and difficult to estimate in experimental conditions. During measurement tests parasitic capacitance of switch (C T ) was estimated by use method, where more same transistors (in this case was selected three) have been used. Capacitance of single switch can be estimated by knowing resultant capacitance of circuit, when single transistor as a switch was used and capacitance of circuit, where the same switch was connected in parallel with another one. Summary, a six measurements have been made. In the first three tests, double switch as a parallel combination of two SiC JFETs has been used (T 1 ||T 2 , T 2 ||T 3 , T 3 ||T 1 ). In the next three tests individual switches have been used (T 1 , T 2 , T 3 ). By knowing resultant capacitance from these measurements, it was possible to estimate individual output capacitance of transistors: and by use own experiment (C sc = 11,25 pF), which has been presented in [15] and [19] . Knowing output capacitances of transistors, voltage probe and resultant capacitance of resonant circuit, calculated by (16) , the parasitic capacitance of winding can be estimated from:
Measured value is C p(e) = 155.33 pF and it is equal 1.4 % difference between value obtained from analytical calculations by using (1)- (5):
Summary
Determination of parasitic capacitance of inductor winding is very important in case of converters, where high dv/dt and high switching frequency are occurring. (20) where C T1 , C T2 , and C T3 are individual output capacitances of transistors T 1 , T 2 and T 3 ; C 12 , C 23 , and C 31 are the results of measurements and calculations performed using (14) in the case of double transistors in the circuit; C 1 , C 2 , and C 3 are the capacitances obtained from measurements and calculations using (14) with single-transistor switches. Fig. 7 shows an example of voltage waveforms obtained as a result of the laboratory tests.
Using the presented procedure, the parasitic capacitances have been measured, and the obtained values are: C T1 = 302 pF; C T2 = 321 pF, and C T3 = 249 pF. The value of voltage probe capacitance was obtained from the manufacturer (C sc = 12 pF), and also by performing experiments (C sc = 11,25 pF), which has been presented in [15] and [19] .
Knowing the output capacitances of transistors, voltage probe, and the resultant capacitance of resonant circuit, calcu- Series resistance of windings R s is several orders of magnitude less than parallel resistance R p , so the ratio R s /R p from (13) can be neglected. Then, based on (12) measured capacitance can be expresses by:
Obtained from (15) value of coefficient α can be used for possible correction of parallel resistance R p , which is nonlinear parameter. To accurate estimation of C precision determination of inductance L value is needed. During presented experimental part, two method for determining inductance have been used. First method consisted of using RLC meter type WK TMPRO 4230, which gave as a measuring result value of inductance equal 1.1921 mH. Second method was based on scope record during voltage excitation (see Fig. 5 ). During this test, pulse of voltage was deliver to the inductor during short time (Δt = 27.9 μs) and inductor current have been observed -results are presented on Series resistance of windings R s is several orders of magnitude less than parallel resistance R p , so the ratio R s /R p from (13) can be neglected. Then, based on (12) measured capacitance can be expresses by:
Obtained from (15) value of coefficient α can be used for possible correction of parallel resistance R p , which is nonlinear parameter. To accurate estimation of C precision determination of inductance L value is needed. During presented experimental part, two method for determining inductance have been used. First method consisted of using RLC meter type WK TMPRO 4230, which gave as a measuring result value of inductance equal 1.1921 mH. Second method was based on scope record during voltage excitation (see Fig. 5 ). During this test, pulse of voltage was deliver to the inductor during short time (Δt = 27.9 μs) and inductor current have been observed -results are presented on Next parameter of measurement circuit, which is characterized by nonlinearity is output capacitance of switch, which is depending on drain-source voltage. Analytical determination of this parameter can be very complicated and difficult to estimate in experimental conditions. During measurement tests parasitic capacitance of switch (C T ) was estimated by use method, where more same transistors (in this case was selected three) have been used. Capacitance of single switch can be estimated by knowing resultant capacitance of circuit, when single transistor as a switch was used and capacitance of circuit, where the same switch was connected in parallel with another one. Summary, a six measurements have been made. In the first three tests, double switch as a parallel combination of two SiC JFETs has been used (T 1 ||T 2 , T 2 ||T 3 , T 3 ||T 1 ). In the next three tests individual switches have been used (T 1 , T 2 , T 3 ). By knowing resultant capacitance from these measurements, it was possible to estimate individual output capacitance of transistors: M. Zdanowski and R. Barlik lated using (16) , the parasitic capacitance of the winding can be estimated from: 6 = 321 pF and C T3 = 249 pF. Value of voltage probe capacitance was obtained from manufacturer (C sc = 12 pF) and by use own experiment (C sc = 11,25 pF), which has been presented in [15] and [19] . Knowing output capacitances of transistors, voltage probe and resultant capacitance of resonant circuit, calculated by (16) , the parasitic capacitance of winding can be estimated from:
Measured value is C p(e) = 155.33 pF and it is equal 1.4 % difference between value obtained from analytical calculations by using (1)- (5) 
Determination of parasitic capacitance of inductor winding is very important in case of converters, where high dv/dt and high switching frequency are occurring. Reload currents of this capacitance takes place during each switching process in transistors, which is cause rising switching losses what is reducing efficiency of DC-DC assistance on the analytical description in resonance phenomena taking place in the high-frequency magnetic components.
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. (21)
The measured value is C p(e) = 155.33 pF and it differs by 1.4 % from the value obtained by performing analytical calculations using (1-5):
capacitance was obtained from manufacturer (C sc = 12 pF) and by use own experiment (C sc = 11,25 pF), which has been presented in [15] and [19] . Knowing output capacitances of transistors, voltage probe and resultant capacitance of resonant circuit, calculated by (16) , the parasitic capacitance of winding can be estimated from:
Summary
